statistical random access memory circuits